abi_riscv64_emitters.h File Reference

Public interface for emitting RISC-V (RV64GC) instructions. More...

#include "common/infix_internals.h"
#include <stdbool.h>
#include <stddef.h>
#include <stdint.h>

Include dependency graph for abi_riscv64_emitters.h:

This graph shows which files directly or indirectly include this file:

Go to the source code of this file.

Functions
INFIX_INTERNAL void	infix_riscv64_emit_addi (code_buffer *buf, uint8_t rd, uint8_t rs1, int32_t imm)
INFIX_INTERNAL void	infix_riscv64_emit_addiw (code_buffer *buf, uint8_t rd, uint8_t rs1, int32_t imm)
INFIX_INTERNAL void	infix_riscv64_emit_add (code_buffer *buf, uint8_t rd, uint8_t rs1, uint8_t rs2)
INFIX_INTERNAL void	infix_riscv64_emit_sub (code_buffer *buf, uint8_t rd, uint8_t rs1, uint8_t rs2)
INFIX_INTERNAL void	infix_riscv64_emit_slli (code_buffer *buf, uint8_t rd, uint8_t rs1, uint8_t shamt)
INFIX_INTERNAL void	infix_riscv64_emit_srli (code_buffer *buf, uint8_t rd, uint8_t rs1, uint8_t shamt)
INFIX_INTERNAL void	infix_riscv64_emit_lui (code_buffer *buf, uint8_t rd, uint32_t imm20)
INFIX_INTERNAL void	infix_riscv64_emit_auipc (code_buffer *buf, uint8_t rd, uint32_t imm20)
INFIX_INTERNAL void	infix_riscv64_emit_jal (code_buffer *buf, uint8_t rd, int32_t imm20)
INFIX_INTERNAL void	infix_riscv64_emit_jalr (code_buffer *buf, uint8_t rd, uint8_t rs1, int32_t imm12)
INFIX_INTERNAL void	infix_riscv64_emit_beq (code_buffer *buf, uint8_t rs1, uint8_t rs2, int32_t imm12)
INFIX_INTERNAL void	infix_riscv64_emit_bne (code_buffer *buf, uint8_t rs1, uint8_t rs2, int32_t imm12)
INFIX_INTERNAL void	infix_riscv64_emit_lb (code_buffer *buf, uint8_t rd, uint8_t rs1, int32_t imm12)
INFIX_INTERNAL void	infix_riscv64_emit_lbu (code_buffer *buf, uint8_t rd, uint8_t rs1, int32_t imm12)
INFIX_INTERNAL void	infix_riscv64_emit_lh (code_buffer *buf, uint8_t rd, uint8_t rs1, int32_t imm12)
INFIX_INTERNAL void	infix_riscv64_emit_lhu (code_buffer *buf, uint8_t rd, uint8_t rs1, int32_t imm12)
INFIX_INTERNAL void	infix_riscv64_emit_sb (code_buffer *buf, uint8_t rs1, uint8_t rs2, int32_t imm12)
INFIX_INTERNAL void	infix_riscv64_emit_sh (code_buffer *buf, uint8_t rs1, uint8_t rs2, int32_t imm12)
INFIX_INTERNAL void	infix_riscv64_emit_ld (code_buffer *buf, uint8_t rd, uint8_t rs1, int32_t imm12)
INFIX_INTERNAL void	infix_riscv64_emit_lw (code_buffer *buf, uint8_t rd, uint8_t rs1, int32_t imm12)
INFIX_INTERNAL void	infix_riscv64_emit_lwu (code_buffer *buf, uint8_t rd, uint8_t rs1, int32_t imm12)
INFIX_INTERNAL void	infix_riscv64_emit_sd (code_buffer *buf, uint8_t rs1, uint8_t rs2, int32_t imm12)
INFIX_INTERNAL void	infix_riscv64_emit_sw (code_buffer *buf, uint8_t rs1, uint8_t rs2, int32_t imm12)
INFIX_INTERNAL void	infix_riscv64_emit_fld (code_buffer *buf, uint8_t rd, uint8_t rs1, int32_t imm12)
INFIX_INTERNAL void	infix_riscv64_emit_fsd (code_buffer *buf, uint8_t rs1, uint8_t rs2, int32_t imm12)
INFIX_INTERNAL void	infix_riscv64_emit_flw (code_buffer *buf, uint8_t rd, uint8_t rs1, int32_t imm12)
INFIX_INTERNAL void	infix_riscv64_emit_fsw (code_buffer *buf, uint8_t rs1, uint8_t rs2, int32_t imm12)
INFIX_INTERNAL void	infix_riscv64_emit_fmv_d (code_buffer *buf, uint8_t rd, uint8_t rs1)
INFIX_INTERNAL void	infix_riscv64_emit_fmv_s (code_buffer *buf, uint8_t rd, uint8_t rs1)
INFIX_INTERNAL void	infix_riscv64_emit_fmv_w_x (code_buffer *buf, uint8_t rd, uint8_t rs1)
INFIX_INTERNAL void	infix_riscv64_emit_fmv_x_w (code_buffer *buf, uint8_t rd, uint8_t rs1)
INFIX_INTERNAL void	infix_riscv64_emit_fcvt_d_s (code_buffer *buf, uint8_t rd, uint8_t rs1)
INFIX_INTERNAL void	infix_riscv64_emit_fcvt_s_d (code_buffer *buf, uint8_t rd, uint8_t rs1)
INFIX_INTERNAL void	infix_riscv64_emit_ebreak (code_buffer *buf)
INFIX_INTERNAL void	infix_riscv64_emit_load_u64_immediate (code_buffer *buf, uint8_t rd, uint64_t imm)

Detailed Description

Public interface for emitting RISC-V (RV64GC) instructions.

Copyright (c) 2026 Sanko Robinson

This source code is dual-licensed under the Artistic License 2.0 or the MIT License. You may choose to use this code under the terms of either license.

SPDX-License-Identifier: (Artistic-2.0 OR MIT)

The documentation blocks within this file are licensed under the Creative Commons Attribution 4.0 International License (CC BY 4.0).

SPDX-License-Identifier: CC-BY-4.0

Function Documentation

infix_riscv64_emit_add()

INFIX_INTERNAL void infix_riscv64_emit_add	(	code_buffer *	buf,
		uint8_t	rd,
		uint8_t	rs1,
		uint8_t	rs2
	)

infix_riscv64_emit_addi()

INFIX_INTERNAL void infix_riscv64_emit_addi	(	code_buffer *	buf,
		uint8_t	rd,
		uint8_t	rs1,
		int32_t	imm
	)

infix_riscv64_emit_addiw()

INFIX_INTERNAL void infix_riscv64_emit_addiw	(	code_buffer *	buf,
		uint8_t	rd,
		uint8_t	rs1,
		int32_t	imm
	)

infix_riscv64_emit_auipc()

INFIX_INTERNAL void infix_riscv64_emit_auipc	(	code_buffer *	buf,
		uint8_t	rd,
		uint32_t	imm20
	)

infix_riscv64_emit_beq()

INFIX_INTERNAL void infix_riscv64_emit_beq	(	code_buffer *	buf,
		uint8_t	rs1,
		uint8_t	rs2,
		int32_t	imm12
	)

infix_riscv64_emit_bne()

INFIX_INTERNAL void infix_riscv64_emit_bne	(	code_buffer *	buf,
		uint8_t	rs1,
		uint8_t	rs2,
		int32_t	imm12
	)

infix_riscv64_emit_ebreak()

INFIX_INTERNAL void infix_riscv64_emit_ebreak

(

code_buffer *

buf

)

infix_riscv64_emit_fcvt_d_s()

INFIX_INTERNAL void infix_riscv64_emit_fcvt_d_s	(	code_buffer *	buf,
		uint8_t	rd,
		uint8_t	rs1
	)

infix_riscv64_emit_fcvt_s_d()

INFIX_INTERNAL void infix_riscv64_emit_fcvt_s_d	(	code_buffer *	buf,
		uint8_t	rd,
		uint8_t	rs1
	)

infix_riscv64_emit_fld()

INFIX_INTERNAL void infix_riscv64_emit_fld	(	code_buffer *	buf,
		uint8_t	rd,
		uint8_t	rs1,
		int32_t	imm12
	)

infix_riscv64_emit_flw()

INFIX_INTERNAL void infix_riscv64_emit_flw	(	code_buffer *	buf,
		uint8_t	rd,
		uint8_t	rs1,
		int32_t	imm12
	)

infix_riscv64_emit_fmv_d()

INFIX_INTERNAL void infix_riscv64_emit_fmv_d	(	code_buffer *	buf,
		uint8_t	rd,
		uint8_t	rs1
	)

infix_riscv64_emit_fmv_s()

INFIX_INTERNAL void infix_riscv64_emit_fmv_s	(	code_buffer *	buf,
		uint8_t	rd,
		uint8_t	rs1
	)

infix_riscv64_emit_fmv_w_x()

INFIX_INTERNAL void infix_riscv64_emit_fmv_w_x	(	code_buffer *	buf,
		uint8_t	rd,
		uint8_t	rs1
	)

infix_riscv64_emit_fmv_x_w()

INFIX_INTERNAL void infix_riscv64_emit_fmv_x_w	(	code_buffer *	buf,
		uint8_t	rd,
		uint8_t	rs1
	)

infix_riscv64_emit_fsd()

INFIX_INTERNAL void infix_riscv64_emit_fsd	(	code_buffer *	buf,
		uint8_t	rs1,
		uint8_t	rs2,
		int32_t	imm12
	)

infix_riscv64_emit_fsw()

INFIX_INTERNAL void infix_riscv64_emit_fsw	(	code_buffer *	buf,
		uint8_t	rs1,
		uint8_t	rs2,
		int32_t	imm12
	)

infix_riscv64_emit_jal()

INFIX_INTERNAL void infix_riscv64_emit_jal	(	code_buffer *	buf,
		uint8_t	rd,
		int32_t	imm20
	)

infix_riscv64_emit_jalr()

INFIX_INTERNAL void infix_riscv64_emit_jalr	(	code_buffer *	buf,
		uint8_t	rd,
		uint8_t	rs1,
		int32_t	imm12
	)

infix_riscv64_emit_lb()

INFIX_INTERNAL void infix_riscv64_emit_lb	(	code_buffer *	buf,
		uint8_t	rd,
		uint8_t	rs1,
		int32_t	imm12
	)

infix_riscv64_emit_lbu()

INFIX_INTERNAL void infix_riscv64_emit_lbu	(	code_buffer *	buf,
		uint8_t	rd,
		uint8_t	rs1,
		int32_t	imm12
	)

infix_riscv64_emit_ld()

INFIX_INTERNAL void infix_riscv64_emit_ld	(	code_buffer *	buf,
		uint8_t	rd,
		uint8_t	rs1,
		int32_t	imm12
	)

infix_riscv64_emit_lh()

INFIX_INTERNAL void infix_riscv64_emit_lh	(	code_buffer *	buf,
		uint8_t	rd,
		uint8_t	rs1,
		int32_t	imm12
	)

infix_riscv64_emit_lhu()

INFIX_INTERNAL void infix_riscv64_emit_lhu	(	code_buffer *	buf,
		uint8_t	rd,
		uint8_t	rs1,
		int32_t	imm12
	)

infix_riscv64_emit_load_u64_immediate()

INFIX_INTERNAL void infix_riscv64_emit_load_u64_immediate	(	code_buffer *	buf,
		uint8_t	rd,
		uint64_t	imm
	)

infix_riscv64_emit_lui()

INFIX_INTERNAL void infix_riscv64_emit_lui	(	code_buffer *	buf,
		uint8_t	rd,
		uint32_t	imm20
	)

infix_riscv64_emit_lw()

INFIX_INTERNAL void infix_riscv64_emit_lw	(	code_buffer *	buf,
		uint8_t	rd,
		uint8_t	rs1,
		int32_t	imm12
	)

infix_riscv64_emit_lwu()

INFIX_INTERNAL void infix_riscv64_emit_lwu	(	code_buffer *	buf,
		uint8_t	rd,
		uint8_t	rs1,
		int32_t	imm12
	)

infix_riscv64_emit_sb()

INFIX_INTERNAL void infix_riscv64_emit_sb	(	code_buffer *	buf,
		uint8_t	rs1,
		uint8_t	rs2,
		int32_t	imm12
	)

infix_riscv64_emit_sd()

INFIX_INTERNAL void infix_riscv64_emit_sd	(	code_buffer *	buf,
		uint8_t	rs1,
		uint8_t	rs2,
		int32_t	imm12
	)

infix_riscv64_emit_sh()

INFIX_INTERNAL void infix_riscv64_emit_sh	(	code_buffer *	buf,
		uint8_t	rs1,
		uint8_t	rs2,
		int32_t	imm12
	)

infix_riscv64_emit_slli()

INFIX_INTERNAL void infix_riscv64_emit_slli	(	code_buffer *	buf,
		uint8_t	rd,
		uint8_t	rs1,
		uint8_t	shamt
	)

infix_riscv64_emit_srli()

INFIX_INTERNAL void infix_riscv64_emit_srli	(	code_buffer *	buf,
		uint8_t	rd,
		uint8_t	rs1,
		uint8_t	shamt
	)

infix_riscv64_emit_sub()

INFIX_INTERNAL void infix_riscv64_emit_sub	(	code_buffer *	buf,
		uint8_t	rd,
		uint8_t	rs1,
		uint8_t	rs2
	)

infix_riscv64_emit_sw()

INFIX_INTERNAL void infix_riscv64_emit_sw	(	code_buffer *	buf,
		uint8_t	rs1,
		uint8_t	rs2,
		int32_t	imm12
	)